While the system on chip microwave receive devices is designing, inside the chip voltage matching is used, like the low frequency devices, because the wave length is bigger than connection lengths. For connecting the system on chit to outside devices the power matching with impedance 50 Ohm is needed. In the article the designing, simulation is described, and measurement results of three types of the transimpedance amplifiers for SoC to external circuits power matching is shown. The frequency range of all types of amplifiers is 0.1…3 GHz, input and output SWR is no more 2. The gain of different types has range is 16…20 dB. The amplifiers is designed as differential circuits in process 130 nm BiCMOS, and has consumption current is no more 20 mA.
I. INTRODUCTION
The modern devices have ever smaller overall dimensions; therefore, devices made in the form of a system on chip (SoC) are becoming more and more widespread. Currently, when creating microwave components, the most common technology is gallium arsenide, which allows you to achieve high operating frequencies, wide frequency range and low noise. The main disadvantage of gallium arsenide devices is the inability to place a large number of elements on one crystal, and, therefore, it becomes impossible to implement the system on crystal.
When working with microwave signals with a frequency of up to 20 GHz, the blocks can be voltage matched using the design rules for low frequencies [1] , while matching with external devices must be done as power matching.
Since the design of microwave input and intermediate blocks focuses on the frequency properties, noise and power consumption reduction, the output impedance of the IP blocks often has a value other than 50 Ohms, which does not allow connecting the outputs directly to the external load.
Thus, to ensure the possibility of transmitting the signal, which processed by the system on chip to external devices, a transimpedance amplifier that has input voltage matching and output power matching for standard impedance of 50 Ohms is required.
II. PROBLEM STATMENT
Considering the upper limit of the frequency range of the IF signal of the entire SoC receiver, up to 3 GHz, it is necessary that the developed transimpedance amplifier has the frequency range with some margin in order to ensure less uneven gain in the working frequency band.
The most important requirement of the transimpedance amplifiers is to ensure the lowest possible SWR in the entire operating frequency range, while it should be note that when topology is designing, the parasitic reactive components is increase, which can lead to SWR increasing, therefore, when the amplifier circuit is designing, one cannot be guided by the requirement entire system, SWR no more than 2.
In addition, taking into account the amplification of the remaining IP blocks of the SoC, requirements for ensuring the large amplitude of the output signal with minimal distortion are imposed, as well as providing its own gain of at least 20 dB.
Thus, the following requirements to the transimpedance amplifiers are imposed: -frequency range: 0.1…3 GHz; -load impedance is 50 Ω; output SWR with parasitic parameters: no more 1.8; gain: not less 15dB; output signal amplitude: not less 100 mV; total harmonic distortion: no more 5%.
III. THEORY
As be noted, for the required parameters implementation, it is optimal to use BiCMOS processes with the threshold frequencies up to several hundred GHz, and bipolar transistors have a high slope value that is of great importance when working with low-impedance loads, which will allows obtain XIII International scientific and technical conference "Dynamics of Systems, Mechanisms and Machines" (Dynamics) 5-7 November 2019, Omsk, Russia the required gain with a minimum number of stages. Minimizing the number of stages allows not only to reduce the occupied area and power consumption, but also to reduce the noise figure, as well as to obtain less phase distortion.
Known implementations of transimpedance amplifiers using MOS transistors [2, 3] , which provide the required values of gain and frequency range. In this case, the slope of the MOS transistor can be described by expression:
where I D is drain current, V th is the threshold voltage.
Thus, to provide the gain at 50 Ohm load of at least 1, the drain current of 16 mA is required, which will lead to significant total current consumption. In this case, the transistor, designed for a large flowing current will have significant width, and, therefore, significant gate capacitance, which will lead to the output SWR increasing at the highfrequency region.
Considering the supply voltage of 2.5 V and the required undistorted signal amplitude of 100 mV, the amplifier can be implemented without feedback using, which can significantly reduce the requirements for the phase characteristic outside the working frequency range, and, therefore, do not apply Miller correction.
The output stage of the amplifier can be performed according to the common emitter (СE) and common collector (СC) circuit. When implementing the СE circuit, the output resistance will mainly be determined by the resistance of the collector resistor, since the internal resistance of the transistor on the collector side is large, and significantly exceeds the load resistance. Thus, obtaining the low output SWR value for the СE circuit will be carried out by selecting the collector resistor resistance equal to 50 Ohms.
When implementing the OK circuit as output stage, the contribution of the transistor's internal resistance from the emitter side is significant, the output resistance can be expressed as:
where U T is the thermal potential equal to 25.5 mV, and I C is the bipolar transistor collector current.
Taking this into account, for providing the SWR at designing stage of not more than 1.3, the collector current can be set in the range of 390 ... 662 mA.
In fig. 1 The dependence of the bipolar transistor threshold frequency on the collector current in used process of 130 nm is shown.
As can be seen from the obtained empirical dependence, the collector current value, which ensures the required SWR value, located arround maximum of the characteristic, thus, CC and CE circuits can be used in the required frequency range of 0.1...3 GHz for output stage implementation. It should be noted that despite the voltage gain of the CC circuit equal to 1, the use of such a circuit has advantages over a circuit with an CS circuit on MOS transistors, since the cascade consumed current with the bipolar transistor is much lower. In addition, the output capacitance of the bipolar transistor, designed for the specified collector current is also significantly lower than the gate capacitance of the MOS transistor.
In addition to providing the amplification, frequency range, and output SWR, attention should be paid to the amplification stages noise properties. Despite the fact that the input lownoise amplifier makes the largest contribution to the receiver total noise level, the influence of the not optimally designed output transimpedance amplifier also can be significant.
It is known that the noise voltage density of a bipolar transistor has a dependence on the collector current, while the nature of the dependence changes depending on the current value. There are three sections of the dependence [4] , which can be described by the expressions:
where k is the Boltzmann constant, T is absolute temperature, R B is base volume resistance, β is current gain.
As can be seen, at low collector currents, the noise voltage spectral density decreases with increasing the current value. In the second section, the level of noise mainly depends on temperature; accordingly, in this section, the noise density is the lowest. In the third section, the noise level increases with increasing current.
The value of the base volume resistance can be defined as:
where R Be is base electrical contact resistance, R Bi is internal base volume resistance, qelectron charge.
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If the current gain average value is β = 700, the current range providing the minimum noise level can be determined and it will be 1.275 ... 3570 mA without taking into account the decrease in the current gain with increasing collector current.
Thus, when implementing amplification CE stages, the optimal value of the collector current will be 1.5 ... 5 mA, while high threshold frequency, low noise level, and a high current gain will be provided, in addition, the cascade power consumption in the optimal mode will be not great. For the circuit with CC, in the case of application in the output cascade, there is some contradiction, since for the collector current providing the low SWR, the noise parameters of this cascade will not be optimal. It should be noted that this value of the noise density is of little importance, therefore, if necessary, the circuit can be used in the output stage with the collector current reduced to the upper limit of the optimal SWR range. For non-output CC cascades CC, the optimal currents correspond to the optimal currents for CE.
IV. DESCRIBTION OF DESIGNED TRANSIMPEDANCE AMPLIFIERS
In fig. 2 . Type 1 the transimpedance amplifier circuit is presented. The input stage of the amplifier is a differential with dynamic load by transistors VT1, VT4, VT6, VT7. Since for measurements the transimpedance amplifiers are made separate, from the whole system, the input resistors R1 and R2, with a resistance of 50 Ohms, are connected at the input of crystal to matching the amplifier to external signal generator. To reduce the nonlinear distortion level, the DC mode of the differential stage is set using voltage feedback by resistors R3 and R12. The dynamic load has current feedback by resistors R7, R10, shunted by correction capacitors C3 and C4.
The introduction of correction allows you to slightly reduce the current flowing through the differential stage while maintaining the upper edge of the operating frequencies. The currents flowing through the differential pair, as well as the dynamic load transistors VT4 and VT6, are 1.5 mA.
The output stage is an CC loaded by VT11 and VT13 current sources. The use of current sources is due to the need to provide the output impedance of 50 Ohms, which imposes restrictions on the collector current. Since using resistive load, the resistance will decrease, the collector current of the transistors VT10 and VT12 will need to be reduced, which will negatively affect the cascade frequency properties. Using the current source with high internal resistance solves this problem.
In Fig. 4 . Type 2 the transimpedance amplifier circuit is presented.
The main difference between the Type 2 and Type 1 transimpedance amplifier is the use of the output stage, builded at differential pair. The use of such a cascade makes it possible to increase the collector current of transistors, which, in addition to the frequency properties, allows to reduce the total harmonic distortion at high amplitude of the output signal.
Using of two differential pairs allows to obtain the requirement gain without dynamic load. Frequency correction is introduced in the first differential pair, via current feedback R9 and capacitor C5.
Since the collector currents of the differential pair transistors are selected for reasons of ensuring the required frequency range and low noise level, the variable component of the output current affects the input circuits through the transistors capacity, which reduces the input impedance at high frequencies.
To reduce the influence of cascades on each other, as well as on the input of the amplifier, decoupling cascades are used the CC circuit by transistors VT2, VT3 and VT8, VT9.
The Type 2 amplifier allows to get a larger output signal undistorted amplitude than the Type 1 amplifier, but at the same time has a greater current consumption.
In Fig. 3 . Type 3 the transimpedance amplifier circuit is presented. The amplifier output stage is made according to the pushpull circuit proposed in [5] . In the push-pull output stage, only n-p-n transistors are used, which allows it to be implemented in the used 130 nm BiCMOS manufacturing process XIII International scientific and technical conference "Dynamics of Systems, Mechanisms and Machines" (Dynamics) 5-7 November 2019, Omsk, Russia Using the push-pull stage allows to obtain the undistorted output signal amplitude of 500 mV. In addition, the amplifier employs two types of feedbacks: voltage feedback by R3 and R7, which also specify DC modes and are common feedback, and current feedback by R5 for frequency correction implementation by using capacitor C3.
The input also includes loading resistors. This circuit, in comparison with the previous ones, can provide lower gain, but at the same time it has low consumption and low total harmonic distortion at large output signal amplitude.
V. SIMULATION RESULTS
When developing circuits of IP blocks operating in the microwave range, modeling taking into account parasitic parameters extracted from the developed topological implementation is crucial [6] . It should be noted that working with frequencies of more than a few GHz leads to the need taking into account not only parasitic capacitances and resistances of element interconnects, but also parasitic inductances, since at high frequencies typical parasitic inductances value of tens to hundreds of pH can significantly degrade the developed unit properties.
In fig. 5 the results of frequency analysis of three types of developed transimpedance amplifiers is shown. The solid line indicates the frequency response of the circuit without taking into account parasitic parameters, and the dashed one taking into account parasitic LRC components. As can be seen from the analysis results, for the amplifier Type 1, the upper limit of the pass band decreased from 3.84 GHz to 3.18 GHz, for the Type 2 amplifier, the frequencies are 4.66 GHz and 3.67 GHz, and for the Type 3 amplifier, 4.71 GHz and 4.4 GHz, therefore, all types of amplifiers, taking into account parasitic parameters, satisfy specified requirements.
In fig. 6 . the dependence of the output SWR on the frequency is shown, taking into account (dashed) and without taking into account (solid) parasitic parameters. The SWR of all types of amplifiers does not exceed the required value of 1.8, while the Type 3 transimpedance amplifier is designed taking into account the reduction of the SWR with allowance for parasitic parameters, since the SWR has a value of 1.9 at frequency 3 GHz when simulating schematic.
In fig. 7 the dependence of parameter S12 on frequency is shown and Fig. 8 dependence of the total harmonic distortion on the output signal amplitude. The dashed line indicates the simulation results taking into account parasitic parameters, and the solid line excluding.
For all types of amplifiers in the required frequency range, the value of S12 does not exceed the value of -50 dB, which allows to conclude that the designed amplifiers has provided isolation of the internal high-frequency blocks from the external load in the entire frequency range.
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Thus, all types of developed transimpedance amplifiers have a gain of more than 15 dB, SWR below 1.8 in the frequency range 0.1…3 GHz, which meets the specified requirements.
VI. MEASUREMENT RESULTS
To carry measurement of the developed transimpedance amplifiers, experimental dies were fabricated in the 130 nm BiCMOS process. In Fig. 9 micrograph of the fabricated die is shown.
Transimpedance amplifiers are placed in the middle of the chip in such a way that the inputs and outputs of the amplifiers are directed in opposite ways, which is done to minimize parasitic feedbacks that can occur when connected to measuring equipment. For measurements, only one type of amplifier was connected for one instance of measurement equipment. Also on the chip thermo stabilized voltage reference and current sources are placed, that necessary for setting the DC modes.
In fig. 10 the measured S21 of the developed amplifiers is shown. The upper edges of frequency range at the level of -3 dB were 3.12 GHz, 3.05 GHz and 3.34 GHz for amplifiers Type 1, Type 2 and Type 3, respectively.
It should be noted that during measurements, the wave nature of the dependences is observed, which is due to the influence of measuring equipment.
In Fig 11 the dependence SWR of frequency for all types or amplifiers is shown.
As can be seen from the measurement results, the SWR of the Type 1 and Type 2 amplifiers does not exceed 1.8 in the entire operating frequency range. An amplifier of the Type 3 amplifier showed a higher value of SWR at the edges of the frequency range.
Local increasing of SWR is due to increased parasitic capacitances, since the Type 3 amplifier was located on the experimental sample between the Type 1 and Type 2 XIII International scientific and technical conference "Dynamics of Systems, Mechanisms and Machines" (Dynamics) 5-7 November 2019, Omsk, Russia amplifiers, which led to the appearance of increasing of SWR at frequencies of 2-2.5 GHz. The degradation of the SWR at low frequencies is most likely due to decreasing of the output separation capacitance value, which occurred due to technological spread.
In Fig. 12 . the measured dependence THD of output signal amplitude is shown. To measure the total harmonic distortion, the spectrum analyzer was used, with the help of which the level of harmonic leaving up to the 4th inclusive was measured. After measurements, the THD was calculated by the equation:
where A n is level of n-harmonic.
The Type 3 amplifier shows the best results, while the THD of the first Type 1 amplifier slightly exceeds the requirements and is 5.5% with output signal amplitude of 100 mV.
VII. THE DISCUSSION OF THE RESULTS
For convenience of results comparing, it are summarized in table 1. As can see, the main parameters of the amplifiers satisfy the given requirements. In experimental samples of the Type 3 amplifier, there is a slight increase in SWR at frequencies 2 ... 2.5 GHz, as well as at low frequencies, due to the presence of parasitic capacitance between the amplifiers, as well as decrease of the separation capacitors capacitance. When implementing the entire system on chip as a whole, it is necessary to increase the capacitance of the separation capacitors to ensure certain margin.
The upper edge of the operating frequencies of all types of amplifiers exceeds the required value of 3 GHz. It should be noted that the Type 2 amplifier is most affected by parasitic parameters.
The THD at amplitude of 100 mV of Type 2 and Type 3 amplifiers is 1.6 and 0.24%, respectively, while the Type 1 amplifier in measurements showed a slightly higher THD value of 5.5%.
Thus, we can conclude that all developed amplifiers can be used as matching amplifiers in SoC receivers.
VIII. CONCLUSION
When designing microwave receivers of the type system on chip, the internal connection of IP blocks can be performed according to the rules for designing low-frequency devices, as voltage matching. To transmit the signal to external units, it is necessary to use power matching. Connection output to 50 Ohm load is carried out by transimpedance amplifiers.
To ensure the correct operation of the entire system as a whole, technical requirements were formed for the transimpedance amplifier.
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For all types of amplifiers, topological implementation was developed, from which parasitic parameters were extracted. Carried, taking into account parasitic parameters the simulation showed that the parameters of the amplifiers still satisfy the requirements.
After the development, experimental samples were fabricated in the 130 nm BiCMOS process, the parameters of which were measured using specialized measurement equipment.
Measurements showed full compliance of the operating frequency range with technical requirements, as well as ensuring of the required gain. The SWR of the Type 3 amplifier is slightly higher than required and is 2.5. Measurements of the Type 1 amplifier showed a slight increase in the THD to 5.5%.
Thus, the developed transimpedance amplifiers mainly meet the requirements. Amplifier Type 1 can be used in systems where it is necessary to provide high gain with minimal consumption. The Type 2 amplifier has larger undistorted output signal amplitude, but has higher power consumption. The Type 3 amplifier has the largest amplitude of the output signal, with the lowest gain, and can be applied in systems that have high demands on the output signal amplitude. All types of amplifiers allow operating in the frequency range 0.1...3 GHz, providing output SWR of no more than 2.
